Search the dblp DataBase

Publications of Author

1. André DeHon, Randy Huang, John Wawrzynek
   Hardware-Assisted Fast Routing. [Citation Graph (0, 0)][DBLP]
   FCCM, 2002, pp:205-0 [Conf]
   
2. Randy Huang, John Wawrzynek, André DeHon
   Stochastic, spatial routing for hypergraphs, trees, and meshes. [Citation Graph (0, 0)][DBLP]
   FPGA, 2003, pp:78-87 [Conf]
   
3. Yury Markovskiy, Eylon Caspi, Randy Huang, Joseph Yeh, Michael Chu, John Wawrzynek, André DeHon
   Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine. [Citation Graph (0, 0)][DBLP]
   FPGA, 2002, pp:196-205 [Conf]
   
4. William Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung, Omid Rowhani, George Varghese, John Wawrzynek, André DeHon
   HSRA: High-Speed, Hierarchical Synchroous Reconfigurable Array. [Citation Graph (0, 0)][DBLP]
   FPGA, 1999, pp:125-134 [Conf]
   
5. Eylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, André DeHon
   Stream Computations Organized for Reconfigurable Execution (SCORE). [Citation Graph (0, 0)][DBLP]
   FPL, 2000, pp:605-614 [Conf]
   
6. André DeHon, Randy Huang, John Wawrzynek
   Stochastic spatial routing for reconfigurable networks. [Citation Graph (0, 0)][DBLP]
   Microprocessors and Microsystems, 2006, v:30, n:6, pp:301-318 [Journal]
   
7. André DeHon, Yury Markovskiy, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek
   Stream computations organized for reconfigurable execution. [Citation Graph (0, 0)][DBLP]
   Microprocessors and Microsystems, 2006, v:30, n:6, pp:334-354 [Journal]