The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

John R. Hauser: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. John R. Hauser, John Wawrzynek
    Garp: a MIPS processor with a reconfigurable coprocessor. [Citation Graph (0, 0)][DBLP]
    FCCM, 1997, pp:12-21 [Conf]
  2. Nicholas Weaver, John R. Hauser, John Wawrzynek
    The SFRA: a corner-turn FPGA architecture. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:3-12 [Conf]
  3. Timothy J. Callahan, John R. Hauser, John Wawrzynek
    The Garp Architecture and C Compiler. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2000, v:33, n:4, pp:62-69 [Journal]
  4. Carlton M. Osburn, Indong Kim, Sungkee Han, Indranil De, Kam F. Yee, Shyam Gannavaram, SungJoo Lee, Chung-Ho Lee, Zhijiong J. Luo, Wenjuan Zhu, John R. Hauser, Dim-Lee Kwong, Gerald Lucovsky, T. P. Ma, Mehmet C. Öztürk
    Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go? [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2002, v:46, n:2-3, pp:299-316 [Journal]
  5. John R. Hauser
    Handling Floating-Point Exceptions in Numeric Programs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Program. Lang. Syst., 1996, v:18, n:2, pp:139-174 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002