|
Search the dblp DataBase
Kazuhisa Yamada:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Kazuhiro Hayashi, Toshiaki Miyazaki, Kazuhiro Shirakawa, Kazuhisa Yamada, Naohisa Ohta
Reconfigurable real-time signal transport system using custom FPGAs. [Citation Graph (0, 0)][DBLP] FCCM, 1995, pp:68-77 [Conf]
- Naohisa Ohta, Kazuhisa Yamada, Akihiro Tsutsui, Hiroshi Nakada
New Application of FPLs to Programmable Digital Communication Cirucits. [Citation Graph (0, 0)][DBLP] FPL, 1992, pp:106-111 [Conf]
- Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta
A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs. [Citation Graph (0, 0)][DBLP] FPL, 1994, pp:89-98 [Conf]
- Toshiaki Miyazaki, Kazuhisa Yamada, Akihiro Tsutsui, Hiroshi Nakada, Naohisa Ohta
Telecommunication-Oriented FPGA and Dedicated CAD System. [Citation Graph (0, 0)][DBLP] FPL, 1995, pp:54-67 [Conf]
- Naohisa Ohta, Hiroshi Nakada, Kazuhisa Yamada, Akihiro Tsutsui, Toshiaki Miyazaki
PROTEUS: Programmable Hardware for Telecommunication Systems. [Citation Graph (0, 0)][DBLP] ICCD, 1994, pp:178-183 [Conf]
- Akihiro Tsutsui, Toshiaki Miyazaki, Kazuhisa Yamada, Naohisa Ohta
Special purpose FPGA for high-speed digital telecommunication systems. [Citation Graph (0, 0)][DBLP] ICCD, 1995, pp:486-491 [Conf]
- Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta
Performance improvement technique for synchronous circuits realized as LUT-based FPGAs. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1995, v:3, n:3, pp:455-459 [Journal]
Search in 0.001secs, Finished in 0.002secs
|