The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Sujoy Mitra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. James Hwang, Cameron Patterson, Sujoy Mitra
    VHDL Placement Directives for Parametric IP Blocks. [Citation Graph (0, 0)][DBLP]
    FCCM, 1999, pp:284-285 [Conf]
  2. James Hwang, Cameron Patterson, Sujoy Mitra
    Hierarchical Placement Directives for Parametric IP Blocks. [Citation Graph (0, 0)][DBLP]
    FPGA, 1999, pp:250- [Conf]
  3. James Hwang, Cameron Patterson, S. Mohan, Eric Dellinger, Sujoy Mitra, Ralph Wittig
    Generating Layouts for Self-implementing Modules. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:525-529 [Conf]
  4. Sujoy Mitra, Sudip Nag, Rob A. Rutenbar, L. Richard Carley
    System-level routing of mixed-signal ASICs in WREN. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1992, pp:394-399 [Conf]
  5. Jitendra Khare, Sujoy Mitra, Pranab K. Nag, U. Maly, Rob A. Rutenbar
    Testability-oriented channel routing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:208-213 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002