|
Search the dblp DataBase
Sujoy Mitra:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- James Hwang, Cameron Patterson, Sujoy Mitra
VHDL Placement Directives for Parametric IP Blocks. [Citation Graph (0, 0)][DBLP] FCCM, 1999, pp:284-285 [Conf]
- James Hwang, Cameron Patterson, Sujoy Mitra
Hierarchical Placement Directives for Parametric IP Blocks. [Citation Graph (0, 0)][DBLP] FPGA, 1999, pp:250- [Conf]
- James Hwang, Cameron Patterson, S. Mohan, Eric Dellinger, Sujoy Mitra, Ralph Wittig
Generating Layouts for Self-implementing Modules. [Citation Graph (0, 0)][DBLP] FPL, 1998, pp:525-529 [Conf]
- Sujoy Mitra, Sudip Nag, Rob A. Rutenbar, L. Richard Carley
System-level routing of mixed-signal ASICs in WREN. [Citation Graph (0, 0)][DBLP] ICCAD, 1992, pp:394-399 [Conf]
- Jitendra Khare, Sujoy Mitra, Pranab K. Nag, U. Maly, Rob A. Rutenbar
Testability-oriented channel routing. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:208-213 [Conf]
Search in 0.003secs, Finished in 0.003secs
|