The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shuichi Ichikawa: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shuichi Ichikawa, Lerdtanaseangtham Udorn, Kouji Konishi
    Hardware Accelerator for Subgraph Isomorphism Problems. [Citation Graph (0, 0)][DBLP]
    FCCM, 2000, pp:283-284 [Conf]
  2. Shuichi Ichikawa, Hidemitsu Saito, Lerdtanaseangtham Udorn, Kouji Konishi
    Evaluation of Accelerator Designs for Subgraph Isomorphism Problem. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:729-738 [Conf]
  3. Shuichi Ichikawa, Shoji Yamamoto
    Data Dependent Circuit for Subgraph Isomorphism Problem. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1068-1071 [Conf]
  4. Shoji Yamamoto, Shuichi Ichikawa, Hiroshi Yamamoto
    Data Dependent Circuit Design: A Case Study. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:1024-1027 [Conf]
  5. Yoshinori Kishimoto, Shuichi Ichikawa
    An Execution-Time Estimation Model for Heterogeneous Clusters. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  6. Mitsuhisa Sato, Shuichi Ichikawa, Eiichi Goto
    Run-Time Checking in Lisp by Integrating Memory Addressing and Range Checking. [Citation Graph (0, 0)][DBLP]
    ISCA, 1989, pp:290-297 [Conf]
  7. M. Sato, S. Ichikawa, E. Goto
    Multiple instruction streams in a highly pipelined processor. [Citation Graph (0, 0)][DBLP]
    SPDP, 1990, pp:182-189 [Conf]
  8. Shuichi Ichikawa, H. Chiyama, K. Akabane
    Redundancy in 3D Polygon Models and Its Application to Digital Signature. [Citation Graph (0, 0)][DBLP]
    WSCG, 2002, pp:225-232 [Conf]
  9. Kazuhiro Hattanda, Shuichi Ichikawa
    The Evaluation of Davidson's Digital Signature Scheme. [Citation Graph (0, 0)][DBLP]
    IEICE Transactions, 2004, v:87, n:1, pp:224-225 [Journal]
  10. Yoshinori Kishimoto, Shuichi Ichikawa
    Optimizing the configuration of a heterogeneous cluster with multiprocessing and execution-time estimation. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 2005, v:31, n:7, pp:691-710 [Journal]
  11. Kentaro Shimizu, Eiichi Goto, Shuichi Ichikawa
    CPC (Cyclic Pipeline Computer) - An Architecture Suited for Josephson and Pipelined-Memory Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:6, pp:825-832 [Journal]
  12. N. Yoshida, Eiichi Goto, Shuichi Ichikawa
    Pseudorandom Rounding for Truncated Multipliers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1991, v:40, n:9, pp:1065-1067 [Journal]

  13. Estimating the Optimal Configuration of a Multi-Core Cluster: A Preliminary Study. [Citation Graph (, )][DBLP]


  14. Optimizing process allocation of parallel programs for heterogeneous clusters. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002