The SCEAS System
Navigation Menu

Search the dblp DataBase


Gregory V. Larchev: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gregory V. Larchev, Jason D. Lohn
    Hardware-in-the-Loop Evolution of a 3-bit Multiplier. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:277-278 [Conf]
  2. Jason D. Lohn, Gregory V. Larchev, Ronald F. DeMara
    A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs. [Citation Graph (0, 0)][DBLP]
    ICES, 2003, pp:47-56 [Conf]
  3. Jason D. Lohn, Gregory V. Larchev, Ronald F. DeMara
    Evolutionary Fault Recovery in a Virtex FPGA Using a Representation that Incorporates Routing. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:172- [Conf]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002