The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Milan Vasilko: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Milan Vasilko, David Cabanis
    Improving Simulation Accuracy in Design Methodologies for Dynamically Reconfigurable Logic Systems. [Citation Graph (0, 0)][DBLP]
    FCCM, 1999, pp:123-0 [Conf]
  2. Tero Rissa, Milan Vasilko, Jarkko Niittylahti
    System-Level Modelling and Implementation Technique for Run-Time Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    FCCM, 2002, pp:295-296 [Conf]
  3. Nicola Campregher, Peter Y. K. Cheung, George A. Constantinides, Milan Vasilko
    Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:138-148 [Conf]
  4. Nicola Campregher, Peter Y. K. Cheung, George A. Constantinides, Milan Vasilko
    Yield enhancements of design-specific FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:93-100 [Conf]
  5. Nicola Campregher, Peter Y. K. Cheung, George A. Constantinides, Milan Vasilko
    Yield modelling and Yield Enhancement for FPGAs using Fault Tolerance Schemes. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:409-414 [Conf]
  6. Nicola Campregher, Peter Y. K. Cheung, Milan Vasilko
    BIST Based Interconnect Fault Location for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:322-332 [Conf]
  7. Milan Vasilko
    Design Visualisation for Dynamically Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:131-140 [Conf]
  8. Milan Vasilko
    DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:124-133 [Conf]
  9. Milan Vasilko, Djamel Ait-Boudaoud
    Optically Reconfigurable FPGAs: Is this a Future Trend? [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:270-279 [Conf]
  10. Milan Vasilko, Djamel Ait-Boudaoud
    Architectural Synthesis Techniques for Dynamically Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:290-296 [Conf]
  11. Milan Vasilko, Graham Benyon-Tinker
    Automatic Temporal Floorplanning with Guaranteed Solution Feasibility. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:656-664 [Conf]
  12. Milan Vasilko, D. Long
    RIFLE-62: A Flexible Environment for Prototyping Dynamically Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    International Workshop on Rapid System Prototyping, 1998, pp:130-135 [Conf]
  13. Milan Vasilko, L. Machácek, M. Matej, Piotr Stepien, S. Holloway
    A Rapid Prototyping Methodology and Platform for Seamless Communication Systems. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2001, pp:70-76 [Conf]
  14. Nicola Campregher, Peter Y. K. Cheung, George A. Constantinides, Milan Vasilko
    Reconfiguration and Fine-Grained Redundancy for Fault Tolerance in FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  15. Piotr Stepien, Milan Vasilko
    On Feasibility of FPGA Bitstream Compression During Placement and Routing. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-4 [Conf]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002