The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Itamar Elhanany: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brad Matthews, Itamar Elhanany
    Scalable Hardware Architecture for Real-Time Dynamic Programming Applications. [Citation Graph (0, 0)][DBLP]
    FCCM, 2006, pp:347-348 [Conf]
  2. Itamar Elhanany, Dan Sadot
    A Prioritized Packet Scheduling Architecture for Provision of Quality-of-Service in Tbit/sec WDM Networks. [Citation Graph (0, 0)][DBLP]
    ICC (2), 2000, pp:695-700 [Conf]
  3. Michael Kahane, U. Barzilai, Itamar Elhanany
    CWT: An Efficient Queue Urgency Metric with Application to High-Speed Packet Switching. [Citation Graph (0, 0)][DBLP]
    ICCCN, 2004, pp:545- [Conf]
  4. Benjamin Arazi, Itamar Elhanany, Ortal Arazi, Hairong Qi
    Revisiting Public-Key Cryptography for Wireless Sensor Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2005, v:38, n:11, pp:103-105 [Journal]
  5. Itamar Elhanany, Kurt Busch
    Is Time Ripe for Fabric on a Chip? [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2006, v:39, n:9, pp:112-113 [Journal]
  6. Itamar Elhanany, Kurt Busch, Derek Chiou
    Switch Fabric Interfaces. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:9, pp:106-108 [Journal]
  7. Itamar Elhanany, Michael Kahane, Dan Sadot
    Packet Scheduling in Next-Generation Multiterabit Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2001, v:34, n:4, pp:104-106 [Journal]
  8. Itamar Elhanany, Vahid Tabatabaee
    Benchmarking Next-Generation Switch Fabrics. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:10, pp:109-110 [Journal]
  9. Itamar Elhanany, Derek Chiou, Vahid Tabatabaee, Raffaele Noro, Ali Poursepanj
    The Network Processing Forum switch fabric benchmark specifications: an overview. [Citation Graph (0, 0)][DBLP]
    IEEE Network, 2005, v:19, n:2, pp:5-9 [Journal]

  10. Accelerated Packet Placement Architecture for Parallel Shared Memory Routers. [Citation Graph (, )][DBLP]


  11. A Parallel Processing Architecture for Solving Large-Scale Linear Systems. [Citation Graph (, )][DBLP]


  12. On the Broad Implications of Reinforcement Learning based AGI. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002