The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ashish Darbari: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ashish Darbari
    Symmetry Reduction for STE Model Checking. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2006, pp:97-105 [Conf]

  2. Selective state retention design using symbolic simulation. [Citation Graph (, )][DBLP]


  3. Industrial-Strength Certified SAT Solving through Verified SAT Proof Checking. [Citation Graph (, )][DBLP]


  4. A New Approach for Transient Fault Injection Using Symbolic Simulation. [Citation Graph (, )][DBLP]


  5. Hardware Dependability in the Presence of Soft Errors. [Citation Graph (, )][DBLP]


  6. Industrial-Strength Formally Certified SAT Solving [Citation Graph (, )][DBLP]


Search in 0.051secs, Finished in 0.051secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002