The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

J. Robert Jump: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. Robert Jump, P. S. Thiagarajan
    On the Equivalence of Asynchronous Control Structures [Citation Graph (0, 0)][DBLP]
    FOCS, 1972, pp:212-223 [Conf]
  2. H. A. Rizvi, James B. Sinclair, J. Robert Jump, J. Carson
    Execution-Driven Simulation of a Superscalar Processor. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1994, pp:185-194 [Conf]
  3. Manoj Kumar, J. Robert Jump
    Generalized Delta Networks. [Citation Graph (0, 0)][DBLP]
    ICPP, 1983, pp:10-18 [Conf]
  4. S. R. Ahuja, J. Robert Jump
    A Modular Memory Scheme for Array Processing. [Citation Graph (0, 0)][DBLP]
    ISCA, 1977, pp:90-94 [Conf]
  5. David T. Harper III, J. Robert Jump
    Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme. [Citation Graph (0, 0)][DBLP]
    ISCA, 1986, pp:324-328 [Conf]
  6. David T. Harper III, J. Robert Jump
    Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    ISCA, 1987, pp:171-175 [Conf]
  7. Manoj Kumar, Daniel M. Dias, J. Robert Jump
    Switching Strategies in a Class of Packet Switching Networks [Citation Graph (0, 0)][DBLP]
    ISCA, 1983, pp:284-300 [Conf]
  8. G. Wolf, J. Robert Jump
    Matrix Multiplication in an Interleaved Array Processing Architecture. [Citation Graph (0, 0)][DBLP]
    ISCA, 1985, pp:11-17 [Conf]
  9. Sandhya Dwarkadas, J. Robert Jump, R. Mukherjee, James B. Sinclair
    Execution-Driven Simulation of Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1993, pp:83-86 [Conf]
  10. J. Robert Jump, Sridhar Lakshmanamurthy
    NETSIM: A General-Purpose Interconnection Network Simulator. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1993, pp:121-125 [Conf]
  11. R. C. Covington, Sridhar Madala, V. Mehta, J. Robert Jump, James B. Sinclair
    The Rice Parallel Processing Testbed. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1988, pp:4-11 [Conf]
  12. W. P. Dawkins, V. Debbad, J. Robert Jump, James B. Sinclair
    Efficient Simulation of Multiprogramming. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1990, pp:237-238 [Conf]
  13. Sandhya Dwarkadas, J. Robert Jump, James B. Sinclair
    Efficient simulation of cache memories. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1989, pp:1032-1041 [Conf]
  14. Daniel M. Dias, J. Robert Jump
    Packet Switching Interconnection Networks for Modular Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1981, v:14, n:12, pp:43-53 [Journal]
  15. Susan E. Conry, J. Robert Jump
    On Functional Equivalences in a Model for Parallel Computation [Citation Graph (0, 0)][DBLP]
    Information and Control, 1979, v:41, n:3, pp:247-274 [Journal]
  16. N. D. Jotwani, J. Robert Jump
    Top-Down Design in the Context of Parallel Programs [Citation Graph (0, 0)][DBLP]
    Information and Control, 1979, v:40, n:3, pp:241-257 [Journal]
  17. J. Robert Jump
    A Note on the Iterative Decomposition of Finite Automata [Citation Graph (0, 0)][DBLP]
    Information and Control, 1969, v:15, n:5, pp:424-435 [Journal]
  18. J. Robert Jump, Jayang S. Kirtane
    On the Interconnection Structure of Cellular Networks [Citation Graph (0, 0)][DBLP]
    Information and Control, 1974, v:24, n:1, pp:74-91 [Journal]
  19. J. Robert Jump, Shreehari Marathe
    On the Length of Feedback Shift Registers [Citation Graph (0, 0)][DBLP]
    Information and Control, 1971, v:19, n:4, pp:345-352 [Journal]
  20. R. G. Convington, Sandhya Dwarkadas, J. Robert Jump, James B. Sinclair, Sridhar Madala
    Efficient Simulation of Parallel Computer Systems. [Citation Graph (0, 0)][DBLP]
    International Journal in Computer Simulation, 1991, v:1, n:1, pp:- [Journal]
  21. J. Robert Jump, P. S. Thiagarajan
    On the Interconnection of Asynchronous Control Structures. [Citation Graph (0, 0)][DBLP]
    J. ACM, 1975, v:22, n:4, pp:596-612 [Journal]
  22. David T. Harper III, J. Robert Jump
    Evaluation of Reduced Bandwidth Multistage Networks. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1990, v:9, n:3, pp:304-311 [Journal]
  23. J. Robert Jump, P. S. Thiagarajan
    On the Equivalence of Asynchronous Control Structures. [Citation Graph (0, 0)][DBLP]
    SIAM J. Comput., 1973, v:2, n:2, pp:67-87 [Journal]
  24. Daniel M. Dias, J. Robert Jump
    Analysis and Simulation of Buffered Delta Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1981, v:30, n:4, pp:273-282 [Journal]
  25. David T. Harper III, J. Robert Jump
    Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:12, pp:1440-1449 [Journal]
  26. J. Robert Jump, Sudhir Ahuja
    Effective Pipelining of Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1978, v:27, n:9, pp:855-865 [Journal]
  27. Manoj Kumar, Daniel M. Dias, J. Robert Jump
    Switching Strategies in Shuffle-Exchange Packet-Switched Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1985, v:34, n:2, pp:180-186 [Journal]
  28. Manoj Kumar, J. Robert Jump
    Performance of Unbuffered Shuffle-Exchange Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:6, pp:573-578 [Journal]
  29. Sandhya Dwarkadas, J. Robert Jump, James B. Sinclair
    Execution-Driven Simulation of Multiprocessors: Address and Timing Analysis. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 1994, v:4, n:4, pp:314-338 [Journal]

  30. An interleaved array-processing architecture. [Citation Graph (, )][DBLP]


  31. Augmented and pruned n log n multistaged networks: topology and performance. [Citation Graph (, )][DBLP]


Search in 0.015secs, Finished in 0.017secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002