The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Remy Chevallier: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Remy Chevallier, Emmanuelle Encrenaz-Tiphène, Laurent Fribourg, Weiwen Xu
    Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2006, pp:113-127 [Conf]
  2. Ghiath Al Sammane, Dominique Borrione, Remy Chevallier
    Verification of behavioral descriptions by combining symbolic simulation and automatic reasoning. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2005, pp:260-263 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002