The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hardy J. Pottinger: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. V. S. Balakrishnan, Hardy J. Pottinger, Fikret Erçal, Mukesh Agarwal
    Design and implementation of an FPGA based processor for compressed images (poster abstract). [Citation Graph (0, 0)][DBLP]
    FPGA, 2000, pp:218- [Conf]
  2. Hardy J. Pottinger, Chien-Yuh Lin
    Using a reconfigurable field programmable gate array to demonstrate boundary scan with built in self test. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1995, pp:242-245 [Conf]
  3. Minsu Choi, Hardy J. Pottinger, Nohpill Park, Yong-Bin Kim
    Need For Undergraduate And Graduate-Level Education In Testing Of Microelectronic Circuits And Systems. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:121-122 [Conf]
  4. Hardy J. Pottinger
    Design Contests as Class Projects: Are They Worth the Effort? [Citation Graph (0, 0)][DBLP]
    MSE, 2001, pp:96-97 [Conf]
  5. Hardy J. Pottinger, Daryl G. Beetner
    Hardware-software Co-verification in an Undergraduate Laboratory. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:41-42 [Conf]
  6. Lokesh Verma, Hardy J. Pottinger, Daryl G. Beetner
    A Software Debugger Interface for an 8051 Hardware Model. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:112-114 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002