The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rudolf Matousek: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Roman Bartosinski, Martin Danek, Petr Honzík, Rudolf Matousek
    Dynamic reconfiguration in FPGA-based SoC designs (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:274- [Conf]
  2. Leos Kafka, Rafal Kielbik, Rudolf Matousek, Juan Manuel Moreno
    VPart: an automatic partitioning tool for dynamic reconfiguration (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:263- [Conf]
  3. Zdenek Pohl, Rudolf Matousek, Jiri Kadlec, Milan Tichý, Miroslav Lícko
    Lattice adaptive filter implementation for FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 2003, pp:246- [Conf]
  4. Felix Albu, Jiri Kadlec, Chris Softley, Rudolf Matousek, Antonin Hermanek, Nick Coleman, Anthony Fagan
    Implementation of (Normalised) RLS Lattice on Virtex. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:91-100 [Conf]
  5. Rudolf Matousek, Milan Tichý, Zdenek Pohl, Jiri Kadlec, Chris Softley, Nick Coleman
    Logarithmic Number System and Floating-Point Arithmetics on FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:627-636 [Conf]
  6. Zdenek Pohl, Jan Schier, Miroslav Lícko, Antonin Hermanek, Milan Tichý, Rudolf Matousek, Jiri Kadlec
    Logarithmic Arithmetic for Real Data Types and Support for Matlab/Simulink Based Rapid-FPGA-Prototyping. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:190- [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002