The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Duan-Ping Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wen-Jong Fang, Allen C.-H. Wu, Duan-Ping Chen
    Module Generation of Complex Macros for Logic-Emulation Applications. [Citation Graph (0, 0)][DBLP]
    FPGA, 1997, pp:69-75 [Conf]
  2. F. J. Hill, Zainalabedin Navabi, C. H. Chiang, Duan-Ping Chen, M. Masud
    Hardware Compilation from an RTL to a Storage Logic Array Target. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:3, pp:208-217 [Journal]
  3. Wen-Jong Fang, Allen C.-H. Wu, Duan-Ping Chen
    EmGen-a module generator for logic emulation applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1999, v:7, n:4, pp:488-492 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002