The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

M. Paolini: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Enrica Filippi, A. Montanaro, M. Paolini, M. Turolla
    FPGA Design Experiences Using the CSELT VIP (TM) Library. [Citation Graph (0, 0)][DBLP]
    FPGA, 1999, pp:248- [Conf]
  2. Enrica Filippi, Luciano Lavagno, L. Licciardi, A. Montanaro, M. Paolini, Roberto Passerone, Marco Sgroi, Alberto L. Sangiovanni-Vincentelli
    Intellectual Property Re-use in Embedded System Co-design: An Industrial Case Study. [Citation Graph (0, 0)][DBLP]
    ISSS, 1998, pp:37-42 [Conf]
  3. M. Melgara, M. Paolini, R. Roncella, S. Morpurgo
    CVT-FERT : Automatic Generator of Analytical Faults at Register Transfer Level from Electrical and Topological Descriptions. [Citation Graph (0, 0)][DBLP]
    ITC, 1984, pp:250-257 [Conf]
  4. Ioannis Stamelos, M. Melgara, M. Paolini, S. Morpurgo, C. Segre
    A Multi-Level Test Pattern Generation and Validation Environment. [Citation Graph (0, 0)][DBLP]
    ITC, 1986, pp:90-96 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002