The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Peter Hallschmid: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Peter Hallschmid, Steven J. E. Wilton
    Detailed routing architectures for embedded programmable logic IP cores. [Citation Graph (0, 0)][DBLP]
    FPGA, 2001, pp:69-74 [Conf]
  2. Peter Hallschmid, Resve Saleh
    Fast Configuration of an Energy-Efficient Branch Predictor. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:289-294 [Conf]
  3. Peter Hallschmid, Steven J. E. Wilton
    Routing architecture optimizations for high-density embedded programmable IP cores. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:11, pp:1320-1324 [Journal]
  4. Peter Hallschmid, Resve Saleh
    Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:732-737 [Conf]

Search in 0.015secs, Finished in 0.015secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002