The SCEAS System
Navigation Menu

Search the dblp DataBase


Frank Honoré: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Frank Honoré, Benton H. Calhoun, Anantha Chandrakasan
    Power-aware architectures and circuits for FPGA-based signal processing. [Citation Graph (0, 0)][DBLP]
    FPGA, 2003, pp:244- [Conf]
  2. Frank Honoré
    A Power-Performance Scalable FPGA Using Configurable Voltage Domains and Design Mapping Tool. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:709-710 [Conf]
  3. Steve Ward, Karim Abdalla, Rajeev Dujari, Michael Fetterman, Frank Honoré, Ricardo Jenez, Philippe Laffont, Ken Mackenzie, Chris Metcalf, Milan Minsky, John Nguyen, John Pezaris, Gill A. Pratt, Russell Tessier
    The NuMesh: A Modular, Scalable Communications Substrate. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1993, pp:230-239 [Conf]
  4. Benton H. Calhoun, Frank Honoré, Anantha Chandrakasan
    Design methodology for fine-grained leakage control in MTCMOS. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2003, pp:104-109 [Conf]
  5. David Shoemaker, Frank Honoré, Pat LoPresti, Chris Metcalf, Steve Ward
    A Unified System for Scheduled Communication. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1997, pp:1071-1081 [Conf]
  6. Young-Su Kwon, Payam Lajevardi, Anantha P. Chandrakasan, Frank Honoré, Donald E. Troxel
    A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool. [Citation Graph (0, 0)][DBLP]
    SLIP, 2005, pp:65-72 [Conf]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002