Search the dblp DataBase
Frank Honoré :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Frank Honoré , Benton H. Calhoun , Anantha Chandrakasan Power-aware architectures and circuits for FPGA-based signal processing. [Citation Graph (0, 0)][DBLP ] FPGA, 2003, pp:244- [Conf ] Frank Honoré A Power-Performance Scalable FPGA Using Configurable Voltage Domains and Design Mapping Tool. [Citation Graph (0, 0)][DBLP ] FPL, 2005, pp:709-710 [Conf ] Steve Ward , Karim Abdalla , Rajeev Dujari , Michael Fetterman , Frank Honoré , Ricardo Jenez , Philippe Laffont , Ken Mackenzie , Chris Metcalf , Milan Minsky , John Nguyen , John Pezaris , Gill A. Pratt , Russell Tessier The NuMesh: A Modular, Scalable Communications Substrate. [Citation Graph (0, 0)][DBLP ] International Conference on Supercomputing, 1993, pp:230-239 [Conf ] Benton H. Calhoun , Frank Honoré , Anantha Chandrakasan Design methodology for fine-grained leakage control in MTCMOS. [Citation Graph (0, 0)][DBLP ] ISLPED, 2003, pp:104-109 [Conf ] David Shoemaker , Frank Honoré , Pat LoPresti , Chris Metcalf , Steve Ward A Unified System for Scheduled Communication. [Citation Graph (0, 0)][DBLP ] PDPTA, 1997, pp:1071-1081 [Conf ] Young-Su Kwon , Payam Lajevardi , Anantha P. Chandrakasan , Frank Honoré , Donald E. Troxel A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool. [Citation Graph (0, 0)][DBLP ] SLIP, 2005, pp:65-72 [Conf ] Search in 0.002secs, Finished in 0.002secs