The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

C. Laurent: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. L. Naviner, Jean-Luc Danger, C. Laurent
    High-Performance Low-Cost Implementation of Two-Dimensional DCT Processor nn FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 1999, pp:249- [Conf]
  2. C. Laurent, Françoise Peyrin, Jean-Marc Chassery, M. Amiel
    Parallel Image Reconstruction on MIMD Computers for Three-Dimensional Cone-Beam Tomography. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1998, v:24, n:9-10, pp:1461-1479 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002