The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Stéphane Simard: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Stéphane Simard, Rachid Beguenane, Éric Larouche, Luc Morin
    A 2005 review of FPGA arithmetic (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:276- [Conf]
  2. Luc Morin, Rachid Beguenane, Stéphane Simard, Éric Larouche
    A new bit-serial multiplier architecture for area-efficient fpga implementation. [Citation Graph (0, 0)][DBLP]
    Circuits, Signals, and Systems, 2004, pp:333-338 [Conf]
  3. Rachid Beguenane, Jean-Gabriel Mailloux, Stéphane Simard, Arnaud Tisserand
    Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time. [Citation Graph (0, 0)][DBLP]
    CCECE, 2006, pp:1073-1077 [Conf]

Search in 0.007secs, Finished in 0.008secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002