The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Philippe Soulard: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Philippe Soulard
    Prototyping Board and Development Environment for Rapid Prototyping of Real Time and Regular Digital Signal Processing Application. [Citation Graph (0, 0)][DBLP]
    FPGA, 1999, pp:252- [Conf]

  2. A co-design approach for embedded system modeling and code generation with UML and MARTE. [Citation Graph (, )][DBLP]


  3. UML design for dynamically reconfigurable multiprocessor embedded systems. [Citation Graph (, )][DBLP]


  4. MoPCoM/MARTE Process Applied to a Cognitive Radio System Design and Analysis. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002