|
Search the dblp DataBase
Jared Casper:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Sewook Wee, Jared Casper, Njuguna Njoroge, Yuriy Teslyar, Daxia Ge, Christos Kozyrakis, Kunle Olukotun
A practical FPGA-based framework for novel CMP research. [Citation Graph (0, 0)][DBLP] FPGA, 2007, pp:116-125 [Conf]
- Ronny Krashinsky, Christopher Batten, Mark Hampton, Steve Gerding, Brian Pharris, Jared Casper, Krste Asanovic
The Vector-Thread Architecture. [Citation Graph (0, 0)][DBLP] ISCA, 2004, pp:52-63 [Conf]
- Ronny Krashinsky, Christopher Batten, Mark Hampton, Steve Gerding, Brian Pharris, Jared Casper, Krste Asanovic
The Vector-Thread Architecture. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2004, v:24, n:6, pp:84-90 [Journal]
- Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy Teslyar, Daxia Ge, Christos Kozyrakis, Kunle Olukotun
ATLAS: a chip-multiprocessor with transactional memory support. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:3-8 [Conf]
- Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Austen McDonald, Nathan Bronson, Jared Casper, Christos Kozyrakis, Kunle Olukotun
An effective hybrid transactional memory system with strong isolation guarantees. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:69-80 [Conf]
A Scalable, Non-blocking Approach to Transactional Memory. [Citation Graph (, )][DBLP]
Transactional predication: high-performance concurrent sets and maps for STM. [Citation Graph (, )][DBLP]
A practical concurrent binary search tree. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|