The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David Neto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Russell Tessier, Vaughn Betz, David Neto, Thiagaraja Gopalsamy
    Power-aware RAM mapping for FPGA embedded memory blocks. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:189-198 [Conf]

  2. A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002