The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Antonio Jesús Torralba Silgado: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Miguel Angel Aguirre Echánove, Jonathan Noel Tombs, Antonio Jesús Torralba Silgado, Leopoldo García Franquelo
    UNSHADES-1: An Advanced Tool for In-System Run-Time Hardware Debugging. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:1170-1173 [Conf]
  2. Jonathan Noel Tombs, Miguel Angel Aguirre Echánove, Fernando Muñoz Chavero, Vicente Baena Lecuyer, Antonio Jesús Torralba Silgado, A. Fernandez-León, Francisco Tortosa
    The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1062-1066 [Conf]
  3. Miguel Angel Aguirre Echánove, Jorge Chávez Orzáez, Antonio Jesús Torralba Silgado, Leopoldo García Franquelo
    Analog Design optimization by means of a Tabu Search Approach. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:375-378 [Conf]
  4. Ramón González Carvajal, Juan Antonio Gómez Galán, Jaime Ramírez-Angulo, Antonio Jesús Torralba Silgado
    New low-power low-voltage differential class-AB OTA for SC circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:589-592 [Conf]
  5. Fernando Muñoz Chavero, Antonio J. López-Martín, Ramón González Carvajal, Jaime Ramírez-Angulo, Antonio Jesús Torralba Silgado, Meghraj Kachare, Bernardo Palomo Vázquez
    Extremely low supply voltage circuits based on quasi-floating gate supply voltage boosting. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:817-820 [Conf]
  6. Jorge Chávez Orzáez, Miguel Angel Aguirre Echánove, Antonio Jesús Torralba Silgado
    Analog Design Optimization : A Case Study. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:2083-2085 [Conf]
  7. Jorge Chávez Orzáez, Antonio Jesús Torralba Silgado, Leopoldo García Franquelo
    A Fuzzy-logic based Tool for Topology Selection in Analog Synthesis. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:367-370 [Conf]
  8. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado, Leopoldo García Franquelo
    A Digital Fuzzy-Logic Controller with a Simple Architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:101-104 [Conf]
  9. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado, Leopoldo García Franquelo
    A Circuit for Learning in Fuzzy Logic-Based Controllers. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:279-286 [Conf]
  10. Juan Antonio Gómez Galán, Ramón González Carvajal, Fernando Muñoz Chavero, Antonio Jesús Torralba Silgado, Jaime Ramírez-Angulo
    A low-power low-voltage OTA-C sinusoidal oscillator with more than two decades of linear tuning range. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:677-680 [Conf]
  11. J. Martinez-Heredia, Antonio Jesús Torralba Silgado, Ramón González Carvajal, Jaime Ramírez-Angulo
    A new 1.5V linear transconductor with high output impedance in a large bandwidth. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:157-160 [Conf]
  12. Jaime Ramírez-Angulo, Carlos Urquidi, Ramón González Carvajal, Antonio Jesús Torralba Silgado
    Sub-volt supply analog circuits based on quasi-floating gate transistors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:781-784 [Conf]
  13. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado
    New dual-quantization multibit sigma-delta modulators with digital noise-shaping. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:1053-1056 [Conf]
  14. Antonio Jesús Torralba Silgado, Ramón González Carvajal, Fernando Muñoz Chavero, Jaime Ramírez-Angulo
    New output stage for low supply voltage, high-performance CMOS current mirrors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:269-272 [Conf]
  15. Antonio Jesús Torralba Silgado, Ramón González Carvajal, Juan Antonio Gómez Galán, Jaime Ramírez-Angulo
    A new compact low-power high slew rate class AB CMOS buffer. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:237-240 [Conf]
  16. Antonio Jesús Torralba Silgado, Francisco Colodro Ruiz
    Towards a fully parallel stochastic Hopfield neural network. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:2741-2743 [Conf]
  17. Antonio Jesús Torralba Silgado, Jorge Chávez Orzáez, Leopoldo García Franquelo
    Fault Detection and Classification of Analog Circuits by Means of Fuzzy Logic-Based Techniques. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1828-1831 [Conf]
  18. Jaime Ramírez-Angulo, Ramón González Carvajal, Antonio Jesús Torralba Silgado, C. Nieva
    A new class AB differential input stage for implementation of low-voltage high slew rate op amps and linear transconductors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:671-674 [Conf]
  19. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado
    Improved multirate sigma-delta architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:464-467 [Conf]
  20. Antonio Jesús Torralba Silgado, Francisco Colodro Ruiz
    Multirate-cascade sigma-delta (MC-SD) modulators. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:384-387 [Conf]
  21. Ramón González Carvajal, Antonio Jesús Torralba Silgado, Jaime Ramírez-Angulo, Jonathan Noel Tombs, Fernando Muñoz Chavero
    Low voltage class AB output stages for CMOS op-amps using floating capacitors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:13-16 [Conf]
  22. Jaime Ramírez-Angulo, Ramón González Carvajal, Jonathan Noel Tombs, Antonio Jesús Torralba Silgado
    Low voltage CMOS op-amps for a supply close to a transistor's threshold voltage. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 1999, pp:408-411 [Conf]
  23. Ramón González Carvajal, Antonio Jesús Torralba Silgado, Francisco Colodro Ruiz, Leopoldo García Franquelo
    AFAN, a Tool for the Automatic Design of Fuzzy and Neural Controllers. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:825-833 [Conf]
  24. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado, Ramón González Carvajal, Leopoldo García Franquelo
    A Hardware Implementation of CNNs Based on Pulse Stream Techniques. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:811-816 [Conf]
  25. Francisco Colodro Ruiz, Antonio Jesús Torralba Silgado, Ramón González Carvajal, Leopoldo García Franquelo
    A Fully Stochastic Fuzzy Logic Controller. [Citation Graph (0, 0)][DBLP]
    IWANN, 1997, pp:834-840 [Conf]
  26. Antonio Jesús Torralba Silgado
    Low-Cost Accelerator for the Simulation of Cellular Neural Networks. [Citation Graph (0, 0)][DBLP]
    IWANN, 1995, pp:689-695 [Conf]
  27. Antonio Jesús Torralba Silgado, Francisco Colodro Ruiz, Leopoldo García Franquelo
    A Mixed Parallel-Sequential SHNN for Large Networks. [Citation Graph (0, 0)][DBLP]
    IWANN, 1995, pp:789-793 [Conf]
  28. Antonio Jesús Torralba Silgado, Ramón González Carvajal, M. Jiménez, Fernando Muñoz Chavero, Jaime Ramírez-Angulo
    A true low voltage class-AB current mirror. [Citation Graph (0, 0)][DBLP]
    IEICE Electronic Express, 2005, v:2, n:4, pp:103-107 [Journal]
  29. Antonio Jesús Torralba Silgado, Jorge Chávez Orzáez, Leopoldo García Franquelo
    FASY: a fuzzy-logic based tool for analog synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:7, pp:705-715 [Journal]
  30. Antonio Jesús Torralba Silgado, Jorge Chávez Orzáez, Leopoldo García Franquelo
    Circuit performance modeling by means of fuzzy logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:11, pp:1391-1398 [Journal]

Search in 0.002secs, Finished in 0.305secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002