The SCEAS System
Navigation Menu

Search the dblp DataBase


Tapani Ahonen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tapani Ahonen, Jari Nurmi
    Integration of a NoC-Based Multimedia Processing Platform. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:606-611 [Conf]
  2. Tapani Ahonen, Tero Nurmi, Jari Nurmi, Jouni Isoaho
    Block-wise Extraction of Rent's Exponents for an Extensible Processor. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2003, pp:193-202 [Conf]
  3. Tapani Ahonen, David A. Sigüenza-Tortosa, Hong Bin, Jari Nurmi
    Topology optimization for application-specific networks-on-chip. [Citation Graph (0, 0)][DBLP]
    SLIP, 2004, pp:53-60 [Conf]
  4. David A. Sigüenza-Tortosa, Tapani Ahonen, Jari Nurmi
    Issues in the development of a practical NoC: the Proteo concept. [Citation Graph (0, 0)][DBLP]
    Integration, 2004, v:38, n:1, pp:95-105 [Journal]
  5. Xin Wang, Tapani Ahonen, Jari Nurmi
    Prototyping a Globally Asynchronous Locally Synchronous Network-On-Chip on a Conventional FPGA Device Using Synchronous Design Tools. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  6. Xin Wang, Tapani Ahonen, Jari Nurmi
    Applying CDMA Technique to Network-on-Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:10, pp:1091-1100 [Journal]

  7. Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management. [Citation Graph (, )][DBLP]

  8. Implementation of the W-CDMA cell search on a MPSOC designed for software defined radios. [Citation Graph (, )][DBLP]

Search in 0.003secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002