The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Konrad Lai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shih-Lien Lu, Konrad Lai
    Implementation of HW$im - A Real-Time Configurable Cache Simulator. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:638-647 [Conf]
  2. Lu Peng, Jih-Kwon Peir, Konrad Lai
    Signature Buffer: Bridging Performance Gap between Registers and Caches. [Citation Graph (0, 0)][DBLP]
    HPCA, 2004, pp:164-175 [Conf]
  3. Qianrong Ma, Jih-Kwon Peir, Lu Peng, Konrad Lai
    Symbolic Cache: Fast Memory Access Based on Program Syntax Correlation of Loads and Stores. [Citation Graph (0, 0)][DBLP]
    ICCD, 2001, pp:54-61 [Conf]
  4. Srikanth T. Srinivasan, Haitham Akkary, Tom Holman, Konrad Lai
    A Minimal Dual-Core Speculative Multi-Threading Architecture. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:360-367 [Conf]
  5. Haitham Akkary, Srikanth T. Srinivasan, Konrad Lai
    Recycling waste: exploiting wrong-path execution to improve branch prediction. [Citation Graph (0, 0)][DBLP]
    ICS, 2003, pp:12-21 [Conf]
  6. Jih-Kwon Peir, Shih-Chang Lai, Shih-Lien Lu, Jared Stark, Konrad Lai
    Bloom filtering cache misses for accurate data speculation and prefetching. [Citation Graph (0, 0)][DBLP]
    ICS, 2002, pp:189-198 [Conf]
  7. Ayose Falcón, Jared Stark, Alex Ramírez, Konrad Lai, Mateo Valero
    Prophet/Critic Hybrid Branch Prediction. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:250-263 [Conf]
  8. Byung-Kwon Chung, Jinsuo Zhang, Jih-Kwon Peir, Shih-Chang Lai, Konrad Lai
    Direct load: dependence-linked dataflow resolution of load address and cache coordinate. [Citation Graph (0, 0)][DBLP]
    MICRO, 2001, pp:76-87 [Conf]
  9. Steven Hsu, Shih-Lien Lu, Shih-Chang Lai, Ram Krishnamurthy, Konrad Lai
    Dynamic addressing memory arrays with physical locality. [Citation Graph (0, 0)][DBLP]
    MICRO, 2002, pp:161-170 [Conf]
  10. Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan, Konrad Lai
    Scalable Load and Store Processing in Latency-Tolerant Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:30-39 [Journal]
  11. Lu Peng, Jih-Kwon Peir, Qianrong Ma, Konrad Lai
    Address-free memory access based on program syntax correlation of loads and stores. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:3, pp:314-324 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002