The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jonathan A. Clarke: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jonathan A. Clarke, Altaf Abdul Gaffar, George A. Constantinides
    Parameterized Logic Power Consumption Models for FPGA based Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:626-629 [Conf]
  2. Jonathan A. Clarke, George A. Constantinides
    High-Level Power Optimization for Digital Signal Processing in Reconfigurable Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-2 [Conf]
  3. Jonathan A. Clarke, Altaf Abdul Gaffar, George A. Constantinides, Peter Y. K. Cheung
    Fast word-level power models for synthesis of FPGA-based arithmetic. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. On the feasibility of early routing capacitance estimation for FPGAs. [Citation Graph (, )][DBLP]


  5. Glitch-aware output switching activity from word-level statistics. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002