The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Abhay Vadher: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Damian Dalton, Vivian Bessler, Jeffrey Griffiths, Andrew McCarthy, Abhay Vadher, Rory O'Kane, Rob Quigley, Declan O'Connor
    APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:1162-1165 [Conf]
  2. Mario Polaschegg, Christian Steger, Damian Dalton, Abhay Vadher
    Parallel Simulation with a Generic Simulation Framework Featuring Loose Coupling. [Citation Graph (0, 0)][DBLP]
    ICPP Workshops, 2005, pp:251-257 [Conf]

  3. A Generic Simulation Framework for Multiprocessor Architectures. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002