The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Holger Kropp: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tien-Toan Do, Holger Kropp, Carsten Reuter, Peter Pirsch
    A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:441-445 [Conf]
  2. Tien-Toan Do, Holger Kropp, M. Schwiegershausen, Peter Pirsch
    Implementation of pipelined multipliers on Xilinx FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:51-60 [Conf]
  3. Holger Kropp, Carsten Reuter
    A Mapping Methodology for Code Trees onto LUT-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:221-229 [Conf]
  4. Holger Kropp, Carsten Reuter, Matthias Wiege, Tien-Toan Do, Peter Pirsch
    An FPGA-based Prototyping System for Real-Time Verification of Video Processing Schemes. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:333-338 [Conf]
  5. Holger Kropp, Carsten Reuter, Peter Pirsch
    The Video and Image Processing Emulation System VIPES. [Citation Graph (0, 0)][DBLP]
    International Workshop on Rapid System Prototyping, 1998, pp:170-175 [Conf]
  6. Javier Martín-Langerwerf, Carsten Reuter, Holger Kropp, Peter Pirsch
    Benefits of Macro-Based Multi-FPGA Partitioning for Video Processing Applications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2002, pp:60-65 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002