The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ricardo José Colom-Palero: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rafael Gadea Gironés, Agustín Ramirez-Agundis, Joaquín Cerdá-Boluda, Ricardo José Colom-Palero
    FPGA Implementation of Adaptive Non-linear Predictors for Video Compression. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:1016-1019 [Conf]
  2. Marcos Martínez Peiró, Francisco Ballester, Guillermo Payá Vayá, Ricardo José Colom-Palero, Rafael Gadea Gironés, J. Belenguer
    FPGA Custom DSP for ECG Signal Analysis and Compression. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:954-958 [Conf]
  3. Ricardo José Colom-Palero, Rafael Gadea Gironés, Francisco Ballester, Marcos Martínez Peiró
    Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2004, v:28, n:9, pp:509-518 [Journal]
  4. Ricardo José Colom-Palero, Rafael Gadea Gironés, Angel Sebastià-Cortés
    A Novel FPGA Architecture of a 2-D Wavelet Transform. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2006, v:42, n:3, pp:273-284 [Journal]

  5. SoC-Based Implementation of the Backpropagation Algorithm for MLP. [Citation Graph (, )][DBLP]


  6. A mixed hardware-software approach to flexible Artificial Neural Network training on FPGA. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002