|
Search the dblp DataBase
Loïc Lagadec:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Loïc Lagadec, Dominique Lavenier, Erwan Fabiani, Bernard Pottier
Placing, Routing, and Editing Virtual FPGAs. [Citation Graph (0, 0)][DBLP] FPL, 2001, pp:357-366 [Conf]
- Loïc Lagadec, Bernard Pottier
A 6200 Model and Editor Based on Object Technology. [Citation Graph (0, 0)][DBLP] FPL, 1998, pp:515-519 [Conf]
- Catherine Dezan, Christophe Jégo, Bernard Pottier, Christophe Gouyen, Loïc Lagadec
The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA. [Citation Graph (0, 0)][DBLP] HICSS, 2006, pp:- [Conf]
- Loïc Lagadec, Bernard Pottier, Oscar Villellas, Erwan Fabiani, Catherine Dezan
A LUT based Approach for High Level Synthesis on FPGAs. [Citation Graph (0, 0)][DBLP] IWLS, 2002, pp:167-172 [Conf]
- Catherine Dezan, Loïc Lagadec, Bernard Pottier
Object Oriented Approach for Modeling Digital Circuits. [Citation Graph (0, 0)][DBLP] MSE, 1999, pp:51-52 [Conf]
- Christophe Gouyen, Loïc Lagadec, Bernard Pottier, A. André, E. Lepicier, François Dupont
Compiler level integration of a portable CAD framework for reconfigurable circuits. [Citation Graph (0, 0)][DBLP] ReCoSoC, 2005, pp:19-26 [Conf]
- Joel Cambonie, Sylvain Guérin, Ronan Keryell, Loïc Lagadec, Bernard Pottier, Olivier Sentieys, Bernt Weber, Samar Yazdani
Compiler and System Techniques for soc Distributed Reconfigurable Accelerators. [Citation Graph (0, 0)][DBLP] SAMOS, 2004, pp:293-302 [Conf]
Software-like debugging methodology for reconfigurable platforms. [Citation Graph (, )][DBLP]
Search in 0.004secs, Finished in 0.004secs
|