The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

G. Bosco: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bernard Laurent, G. Bosco, Gabriele Saucier
    Structural versus algorithmic approaches for efficient adders on Xilinx 5200 FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:462-471 [Conf]
  2. G. Bosco, Andrea Carena, Vittoria Curri, Roberto Gaudino, Pierluigi Poggiolini, Sergio Benedetto
    System Impact of Parametric Gain: A Novel Method for the BER Evaluation. [Citation Graph (0, 0)][DBLP]
    ICC (2), 2000, pp:656-659 [Conf]
  3. Bernard Laurent, G. Bosco, Gabriele Saucier
    Fast Arithmetic on Xilinx 5200 FPGA. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:322-325 [Conf]

  4. Electronic Channel Equalization Techniques. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002