The SCEAS System
Navigation Menu

Search the dblp DataBase


Najeem Lawal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Najeem Lawal, Benny Thörnberg, Mattias O'Nils
    Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:136-141 [Conf]
  2. Najeem Lawal, Mattias O'Nils, Benny Thörnberg
    C++ based System Synthesis of Real-Time Video Processing Systems targeting FPGA Implementation. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-7 [Conf]

Search in 0.021secs, Finished in 0.021secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002