The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dragomir Milojevic: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dragomir Milojevic
    Implementation of Ranking Filters on General Purpose and Reconfigurable Architecture Based on High Density FPGA Devices. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:602-605 [Conf]
  2. Alexis Vander Biest, Alienor Richard, Dragomir Milojevic, Frédéric Robert
    A Framework Introducing Model Reversibility in SoC Design Space Exploration. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2007, pp:211-221 [Conf]

  3. Power-Aware Real-Time Scheduling upon Dual CPU Type Multiprocessor Platforms. [Citation Graph (, )][DBLP]


  4. A Multi-objective and Hierarchical Exploration Tool for SoC Performance Estimation. [Citation Graph (, )][DBLP]


  5. Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management. [Citation Graph (, )][DBLP]


  6. Power-Aware Real-Time Scheduling upon Identical Multiprocessor Platforms. [Citation Graph (, )][DBLP]


  7. Implementation of the W-CDMA cell search on a MPSOC designed for software defined radios. [Citation Graph (, )][DBLP]


  8. Automated Pathfinding tool chain for 3D-stacked integrated circuits: Practical case study. [Citation Graph (, )][DBLP]


  9. Power-Aware Real-Time Scheduling upon Identical Multiprocessor Platforms [Citation Graph (, )][DBLP]


  10. On the Design of an Optimal Multiprocessor Real-Time Scheduling Algorithm under Practical Considerations (Extended Version) [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002