The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marcos Martínez Peiró: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Guillermo Payá Vayá, Marcos Martínez Peiró, Francisco Ballester, Francisco Mora
    Fully Parameterized Discrete Wavelet Packet Transform Architecture Oriented to FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:533-542 [Conf]
  2. Marcos Martínez Peiró, Francisco Ballester, Guillermo Payá Vayá, Ricardo José Colom-Palero, Rafael Gadea Gironés, J. Belenguer
    FPGA Custom DSP for ECG Signal Analysis and Compression. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:954-958 [Conf]
  3. Arturo Méndez Patiño, Marcos Martínez Peiró, Francisco Ballester, Guillermo Payá Vayá
    2D-DCT on FPGA by polynomial transformation in two-dimensions. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2004, pp:365-368 [Conf]
  4. Arturo Méndez Patiño, Marcos Martínez Peiró
    2D-DCT Implementation on FPGA by Polynomial Transformation in Two-Dimensions. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:432-438 [Conf]
  5. Ricardo José Colom-Palero, Rafael Gadea Gironés, Francisco Ballester, Marcos Martínez Peiró
    Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2004, v:28, n:9, pp:509-518 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002