The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sharat Prasad: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kaushik Roy, Sharat Prasad
    Power Dissipation Driven FPGA Place and Route Under Delay Constraints. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:57-65 [Conf]
  2. Tan-Li Chou, Kaushik Roy, Sharat Prasad
    Estimation of circuit activity considering signal correlations and simultaneous switching. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1994, pp:300-303 [Conf]
  3. Kaushik Roy, Sharat Prasad
    SYCLOP: Synthesis of CMOS Logic for Low Power Applications. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:464-467 [Conf]
  4. Sharat Prasad, Kamran Kiasaleh, Poras T. Balsara
    LAPLUS: An Efficient, Effective and Stable Switch Algorithm for Flow Control of the Available Bit Rate ATM Service. [Citation Graph (0, 0)][DBLP]
    INFOCOM, 1998, pp:174-182 [Conf]

  5. Logic synthesis for reliability—an early start to controlling electromigration and hot carrier effects. [Citation Graph (, )][DBLP]


Search in 0.020secs, Finished in 0.020secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002