The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rawat Siripokarpirom: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rawat Siripokarpirom
    Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:700-709 [Conf]
  2. Rawat Siripokarpirom
    A Run-Time Reconfigurable Hardware Infrastructure for IP-Core Evaluation and Test. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:505-508 [Conf]
  3. Rawat Siripokarpirom
    Platform Development for Run-Time Reconfigurable Co-Emulation. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:179-185 [Conf]
  4. Rawat Siripokarpirom, Friedrich Mayer-Lindenberg
    Hardware-Assisted Simulation and Evaluation of IP Cores Using FPGA-Based Rapid Prototyping Boards. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2004, pp:96-102 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002