The SCEAS System
Navigation Menu

Search the dblp DataBase


Brian F. Veale: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brian F. Veale, John K. Antonio, Monte P. Tull
    Code Re-ordering for a Class of Reconfigurable Microprocessors. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1170- [Conf]
  2. Timothy Osmulski, Jeffrey T. Muehring, Brian F. Veale, Jack M. West, Hongping Li, Sirirut Vanichayobon, Seok-Hyun Ko, John K. Antonio, Sudarshan K. Dhall
    A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA. [Citation Graph (0, 0)][DBLP]
    IPDPS Workshops, 2000, pp:776-783 [Conf]
  3. Brian F. Veale, John K. Antonio, Monte P. Tull
    Configuration Steering for a Reconfigurable Superscalar Processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  4. N. A. Mould, Brian F. Veale, Monte P. Tull, John K. Antonio
    Dynamic configuration steering for a reconfigurable superscalar processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  5. Brian F. Veale, John K. Antonio, Monte P. Tull, S. A. Jones
    Selection of instruction set extensions for an FPGA embedded processor core. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]

  6. Design of steering vectors for dynamically reconfigurable architectures. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002