The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Monte P. Tull: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brian F. Veale, John K. Antonio, Monte P. Tull
    Code Re-ordering for a Class of Reconfigurable Microprocessors. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1170- [Conf]
  2. Brian F. Veale, John K. Antonio, Monte P. Tull
    Configuration Steering for a Reconfigurable Superscalar Processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  3. N. A. Mould, Brian F. Veale, Monte P. Tull, John K. Antonio
    Dynamic configuration steering for a reconfigurable superscalar processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  4. Brian F. Veale, John K. Antonio, Monte P. Tull, S. A. Jones
    Selection of instruction set extensions for an FPGA embedded processor core. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]

  5. Design of steering vectors for dynamically reconfigurable architectures. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002