The SCEAS System
Navigation Menu

Search the dblp DataBase


Kenshu Seto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shanghua Gao, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita
    Pipeline Scheduling for Array Based Reconfigurable Architectures Considering Interconnect Delays. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:137-144 [Conf]
  2. Masahiro Fujita, Satoshi Komatsu, Hiroshi Saito, Kenshu Seto, Thanyapat Sakunkonchak, Yoshihisa Kojima
    Field Modifiable Architecture with FPGAs and its Design/Verification/Debugging Methodologies. [Citation Graph (0, 0)][DBLP]
    HICSS, 2003, pp:279- [Conf]
  3. Yoshihisa Kojima, Hiroshi Saito, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita
    Field Modifiable Architecture and its Design Methodology: System Design Without Logic Synthesis. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:103-108 [Conf]
  4. Hiroshi Saito, Kenshu Seto, Yoshihisa Kojima, Satoshi Komatsu, Masahiro Fujita
    Engineering Changes in Field Modifiable Architectures. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2003, pp:87-94 [Conf]
  5. Shanghua Gao, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita
    Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    IESS, 2007, pp:121-134 [Conf]

  6. Protocol Transducer Synthesis using Divide and Conquer approach. [Citation Graph (, )][DBLP]

  7. SAT-based resource binding for reducing critical path delays. [Citation Graph (, )][DBLP]

  8. Custom Instruction Generation with High-Level Synthesis. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002