The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Piero Franco: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nirmal R. Saxena, Piero Franco, Edward J. McCluskey
    Bounds on Signature Analysis Aliasing for Random Testing. [Citation Graph (0, 0)][DBLP]
    FTCS, 1991, pp:104-113 [Conf]
  2. Piero Franco, William D. Farwell, Robert L. Stokes, Edward J. McCluskey
    An Experimental Chip to Evaluate Test Techniques: Chip and Experiment Design. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:653-662 [Conf]
  3. Piero Franco, Edward J. McCluskey
    Delay Testing of Digital Circuits by Output Waveform Analysis. [Citation Graph (0, 0)][DBLP]
    ITC, 1991, pp:798-807 [Conf]
  4. Piero Franco, Siyad C. Ma, Jonathan Chang, Yi-Chin Chu, Sanjay Wattal, Edward J. McCluskey, Robert L. Stokes, William D. Farwell
    Analysis and Detection of Timing Failures in an Experimental Test Chip. [Citation Graph (0, 0)][DBLP]
    ITC, 1996, pp:691-700 [Conf]
  5. Siyad C. Ma, Piero Franco, Edward J. McCluskey
    An Experimental Chip to Evaluate Test Techniques: Experiment Results. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:663-672 [Conf]
  6. Nirmal R. Saxena, Piero Franco, Edward J. McCluskey
    Refined Bounds on Signature Analysis Aliasing for Random Testing. [Citation Graph (0, 0)][DBLP]
    ITC, 1991, pp:818-827 [Conf]
  7. Nirmal R. Saxena, Piero Franco, Edward J. McCluskey
    Simple Bounds on Serial Signature Analysis Aliasing for Random Testing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1992, v:41, n:5, pp:638-645 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002