The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guangqiu Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Guangqiu Chen, Hidetoshi Onodera, Keikichi Tamaru
    Timing and Power Optimization by Gate Sizing Considering False Paths. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1996, pp:154-0 [Conf]
  2. Guangqiu Chen, Hidetoshi Onodera, Keikichi Tamaru
    An iterative gate sizing approach with accurate delay evaluation. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:422-427 [Conf]

  3. Research on Dual-eye Color Code Photoelectric Sensor for Overprint Error Detection. [Citation Graph (, )][DBLP]


Search in 0.113secs, Finished in 0.113secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002