Search the dblp DataBase

Publications of Author

1. Hailin Jiang, Kai Wang, Malgorzata Marek-Sadowska
   Clock skew bounds estimation under power supply and process variations. [Citation Graph (0, 0)][DBLP]
   ACM Great Lakes Symposium on VLSI, 2005, pp:332-336 [Conf]
   
2. Hailin Jiang, Malgorzata Marek-Sadowska, Sani R. Nassif
   Benefits and Costs of Power-Gating Technique. [Citation Graph (0, 0)][DBLP]
   ICCD, 2005, pp:559-566 [Conf]
   
3. Bo Hu, Hailin Jiang, Qinghua Liu, Malgorzata Marek-Sadowska
   Synthesis and placement flow for gain-based programmable regular fabrics. [Citation Graph (0, 0)][DBLP]
   ISPD, 2003, pp:197-203 [Conf]
   
4. Hailin Jiang, Malgorzata Marek-Sadowska
   Power-Gating Aware Floorplanning. [Citation Graph (0, 0)][DBLP]
   ISQED, 2007, pp:853-860 [Conf]
   
5. Kai Wang, Yajun Ran, Hailin Jiang, Malgorzata Marek-Sadowska
   General skew constrained clock network sizing based on sequential linear programming. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:5, pp:773-782 [Journal]
   
6. 
   Power gating scheduling for power/ground noise reduction. [Citation Graph (, )][DBLP]
   
   
7. 
   Power/ground supply network optimization for power-gating. [Citation Graph (, )][DBLP]