The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ajay Joshi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ajay Joshi, Jeffrey A. Davis
    Wave-pipelined 2-slot time division multiplexed (WP/2-TDM) routing. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2005, pp:446-451 [Conf]
  2. Ajay Joshi, Jeffrey A. Davis
    A 2-slot time-division multiplexing (TDM) interconnect network for gigascale integration (GSI). [Citation Graph (0, 0)][DBLP]
    SLIP, 2004, pp:64-68 [Conf]
  3. Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis
    Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:773-776 [Conf]
  4. Ajay Joshi, Aashish Phansalkar, Lieven Eeckhout, Lizy Kurian John
    Measuring Benchmark Similarity Using Inherent Program Characteristics. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:6, pp:769-782 [Journal]
  5. Ajay Joshi, Jeffrey A. Davis
    Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI). [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:8, pp:899-910 [Journal]
  6. Aashish Phansalkar, Ajay Joshi, Lizy Kurian John
    Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:412-423 [Conf]
  7. Ajay Joshi, Lieven Eeckhout, Robert H. Bell Jr., Lizy Kurian John
    Performance Cloning: A Technique for Disseminating Proprietary Applications as Benchmarks. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:105-115 [Conf]
  8. Joshua J. Yi, Resit Sendag, Lieven Eeckhout, Ajay Joshi, David J. Lilja, Lizy Kurian John
    Evaluating Benchmark Subsetting Approaches. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:93-104 [Conf]
  9. Ajay Joshi, Yue Luo, Lizy K. John
    Applying Statistical Sampling for Fast and Efficient Simulation of Commercial Workloads. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:11, pp:1520-1533 [Journal]
  10. Ajay Joshi, Gerald G. Lopez, Jeffrey A. Davis
    Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:9, pp:990-1002 [Journal]

  11. Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics. [Citation Graph (, )][DBLP]


  12. Design of Reliable and Secure Multipliers by Multilinear Arithmetic Codes. [Citation Graph (, )][DBLP]


  13. Designing multi-socket systems using silicon photonics. [Citation Graph (, )][DBLP]


  14. Re-architecting DRAM memory systems with monolithically integrated silicon photonics. [Citation Graph (, )][DBLP]


  15. Evaluating the efficacy of statistical simulation for design space exploration. [Citation Graph (, )][DBLP]


  16. Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites. [Citation Graph (, )][DBLP]


  17. Analyzing and Improving Clustering Based Sampling for Microprocessor Simulation. [Citation Graph (, )][DBLP]


  18. A Modeling and exploration framework for interconnect network design in the nanometer era. [Citation Graph (, )][DBLP]


  19. Silicon-photonic clos networks for global on-chip communication. [Citation Graph (, )][DBLP]


  20. Automatically countering imbalance and its empirical relationship to cost. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002