|
Search the dblp DataBase
Eun-Gu Jung:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Eun-Gu Jung, Jeong-Gun Lee, Sang-Hoon Kwak, Kyoung-Sun Jhang, Jeong-A. Lee, Dong-Soo Har
High performance asynchronous on-chip bus with multiple issue and out-of-order/in-order completion. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2005, pp:152-155 [Conf]
- Eun-Gu Jung, Byung-Soo Choi, Dong-Ik Lee
High performance asynchronous bus for SoC. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:505-508 [Conf]
- Eun-Gu Jung, Eon-Pyo Hong, Kyoung-Son Jhang, Jeong-A. Lee, Dong-Soo Har
Self-timed Interconnect with Layered Interface Based on Distributed and Modularized Control for Multimedia SoCs. [Citation Graph (0, 0)][DBLP] PCM (1), 2005, pp:500-511 [Conf]
- Min-Chang Kang, Eun-Gu Jung, Dong-Soo Har
Design of an Asynchronous Switch Based on Butterfly Fat-Tree for Network-on-Chip Applications. [Citation Graph (0, 0)][DBLP] PCM (2), 2005, pp:538-549 [Conf]
- Fahad Mujahid, Eun-Gu Jung, Dong-Soo Har, Jun-Hee Hong, Hoi-Jeong Lim
High Speed JPEG Coder Based on Modularized and Pipelined Architecture with Distributed Control. [Citation Graph (0, 0)][DBLP] PCM (1), 2005, pp:466-476 [Conf]
- Eun-Gu Jung, Jeong-Gun Lee, Kyoung-Son Jhang, Jeong-A. Lee, Dongsoo Har
Asynchronous Layered Interface of Multimedia SoCs for Multiple Outstanding Transactions. [Citation Graph (0, 0)][DBLP] VLSI Signal Processing, 2007, v:46, n:2-3, pp:133-151 [Journal]
Embedding High-Performance Synchronous Routers to Asynchronous Network on Chip. [Citation Graph (, )][DBLP]
An Asymptotic Performance/Energy Analysis and Optimization of Multi-core Architectures. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|