The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chin-Cheng Kuo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chin-Cheng Kuo, Yu-Chien Wang, Chien-Nan Jimmy Liu
    An efficient bottom-up extraction approach to build accurate PLL behavioral models for SOC designs. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2005, pp:286-290 [Conf]
  2. Chin-Cheng Kuo, Chien-Nan Jimmy Liu
    On Efficient Behavioral Modeling to Accurately Predict Supply Noise Effects of PLL Designs in Real Systems. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:116-121 [Conf]

  3. A SCORE macromodel for PLL designs to analyze supply noise interaction issues at behavioral level. [Citation Graph (, )][DBLP]


  4. Behavior-level yield enhancement approach for large-scaled analog circuits. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002