The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Serkan Ozdemir: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail
    Power density minimization for highly-associative caches in embedded processors. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2006, pp:100-104 [Conf]
  2. Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail
    Thermal Management of On-Chip Caches Through Power Density Minimization. [Citation Graph (0, 0)][DBLP]
    MICRO, 2005, pp:283-293 [Conf]
  3. Serkan Ozdemir, Debjit Sinha, Gokhan Memik, Jonathan Adams, Hai Zhou
    Yield-Aware Cache Architectures. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:15-25 [Conf]
  4. Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail
    Thermal Management of On-Chip Caches Through Power Density Minimization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:5, pp:592-604 [Journal]

  5. Selective wordline voltage boosting for caches to manage yield under process variations. [Citation Graph (, )][DBLP]


  6. Quantifying and coping with parametric variations in 3D-stacked microarchitectures. [Citation Graph (, )][DBLP]


  7. Evaluating voltage islands in CMPs under process variations. [Citation Graph (, )][DBLP]


  8. Evaluating the effects of cache redundancy on profit. [Citation Graph (, )][DBLP]


  9. Variable latency caches for nanoscale processor. [Citation Graph (, )][DBLP]


  10. Microarchitectures for Managing Chip Revenues under Process Variations. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002