The SCEAS System
Navigation Menu

Search the dblp DataBase


Aiyappan Natarajan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Aiyappan Natarajan, David Jasinski, Wayne Burleson, Russell Tessier
    A hybrid adiabatic content addressable memory for ultra low-power applications. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2003, pp:72-75 [Conf]
  2. Aiyappan Natarajan, Vijay Shankar, Atul Maheshwari, Wayne Burleson
    Sensing Design Issues in Deep Submicron CMOS SRAMs. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:42-45 [Conf]
  3. Russell Tessier, David Jasinski, Atul Maheshwari, Aiyappan Natarajan, Weifeng Xu, Wayne P. Burleson
    An energy-aware active smart card. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:10, pp:1190-1199 [Journal]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002