The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Paul Shipley: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Paul Shipley, Sherif Sayed, Magdy A. Bayoumi
    A High Speed VLSI Architecture for Scaleable ATM Switches. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1996, pp:72-76 [Conf]
  2. Michael Weeks, M. B. Maaz, H. Krishnamurthy, Paul Shipley, Magdy A. Bayoumi
    A prototype chipset for a large scaleable ATM switching node. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1997, pp:131-136 [Conf]

Search in 0.371secs, Finished in 0.371secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002