The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew Pua: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Pranjal Srivastava, Andrew Pua, Larry Welch
    Issues in the Design of Domino Logic Circuits. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1998, pp:108-112 [Conf]
  2. David Li, Andrew Pua, Pranjal Srivastava, Uming Ko
    A Repeater Optimization Methodology for Deep Sub-Micron, High Performance Processors. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:726-731 [Conf]
  3. Uming Ko, Andrew Pua, Anthony M. Hill, Pranjal Srivastava
    Hybrid dual-threshold design techniques for high-performance processors with low-power features. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:307-311 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002