The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vishak Venkatraman: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vishak Venkatraman, Atul Maheshwari, Wayne Burleson
    Mitigating static power in current-sensed interconnects. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:224-229 [Conf]
  2. Vishak Venkatraman, Wayne Burleson
    Robust Multi-Level Current-Mode On-Chip Interconnect Signaling in the Presence of Process Variations. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:522-527 [Conf]
  3. Vishak Venkatraman, Andrew Laffely, Jinwook Jang, Hempraveen Kukkamalla, Zhi Zhu, Wayne Burleson
    NoCIC: a spice-based interconnect planning tool emphasizing aggressive on-chip interconnect circuit methods. [Citation Graph (0, 0)][DBLP]
    SLIP, 2004, pp:69-75 [Conf]
  4. Vishak Venkatraman, Wayne Burleson
    Impact of Process Variations on Multi-Level Signaling for On-Chip Interconnects. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:362-367 [Conf]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002